

swissbit<sup>®</sup>

Application Note

**AN2102en**

**Bad Blocks**

© Swissbit AG 2022

  Creative Commons License<sup>1</sup>

---

<sup>1</sup>This work is licensed under the Creative Commons License "Attribution 4.0 International". To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>

## Contents

- 1 Abstract
- 2 Framework
- 3 Factory Bad Blocks
- 4 3D NAND
- 5 Conclusion

### 1 Abstract

This paper investigates the emergence of “bad blocks” on NAND flash and its consequential impact on storage reliability. Functional tests across the entire temperature range performed by both, manufacturer of the flash and the manufacturer of the storage medium, offer a guarantee to avoiding early failures. During the life of the storage medium, in turn, the capabilities of the firmware are very important for reliability.

### 2 Framework

NAND flash is very inexpensive compared to other electric storage devices such as NOR flash or DRAM. One reason for this is that with NAND Flash not every single bit needs to be error free. Consequently, yield is high for production. For example, 128 Gbit NAND flash typically yields in excess of 90 %. Correspondingly, an error correction is absolutely necessary for NAND flash in order to be able to correct bit errors. While bit errors seldomly occur in NOR flash and DRAM negating the need for optional error correction for most applications, hard bit errors already exist with NAND flash since production.

### 3 Factory Bad Blocks

Flash memory components are tested straight after production. The first tests are already performed at wafer level before dividing the

wafer into individual dies. Various test patterns and temperatures are applied. Ideally, the entire temperature range is already covered here with a write/read test.

As semiconductor manufacturing processes move in the nanometer range, imperfections are inevitable (lattice defects, tolerances in lithography, positioning errors, dust, ...). When these faults are in active areas of the die and occur, they mainly appear as bit errors of the flash cells. If the bit error rate of a section is above a certain limit during the write/read test, the block is marked as a bad block.

In the unlikely event of the periphery of a flash block being affected by an error (e.g. address decoder or register), the block would also be marked as a bad block because it is not functional.

If too many blocks are rejected, there no longer are enough blocks available to reach the nominal capacity and/or to ensure sufficient reserve blocks. In this case the entire die is marked as bad and discarded after dicing the wafer.

Swissbit’s internal tests have shown that for the flash types used by Swissbit the reliability of the flash memory does not correlate with the number of factory bad blocks. An above-average number of bad or defective blocks does not increase the probability of an early failure.

During the lifetime of a storage medium, additional bad blocks may occur (so-called “Grown Bad Blocks” or “Runtime Bad Blocks”). This is completely normal, and flash manufacturers cannot avoid this in advance [1] [2].

The most common cause is a failure of the isolation layer of a NAND transistor when the high voltage needed to erase a cell is applied. Should, during its lifetime, the bit error ratio of a block increase beyond a certain limit after an erase or programming operation, then such a block is hidden by the firmware and replaced by another block. Without this, data loss would occur if the number of bit errors exceeded the number of correctable bit errors. Some precaution is necessary however since soft errors can also occur due to loss of charge (long storage or ionizing radiation).

Safe handling of Grown Bad Blocks is an

important function of the storage medium's firmware, since such a block, upon detection, requires both the data already stored in the block to be reliably copied as well as caching the new data intended for it.

The appearance of Grown Bad Blocks follows a bath-tub curve (Figure 1):




Figure 1: Probability of Bad-Block occurrence

At the beginning of the life cycle, early failures can increasingly occur if the insulation layer fails after only a few erase cycles. After that a long period with very low probability follows. After exceeding the specified number of write/erase cycles, the probability of Grown Bad Blocks continues to increase again.

With the continuous improvement of manufacturing processes, established flash technologies will typically have a probability in the single-digit percentage range for at least a single Grown Bad Block during their lifetime. Depending on the technology, about 2–4 % of the total capacity is retained to compensate Grown Bad Blocks, which can be used by the firmware for additional "overprovisioning".

## 4 3D NAND

In contrast to the typical planar structure of NAND memory, with 3D-NAND, depending on the memory type, further failure modes can occur, which can lead to the failure of one block or multiple pages. Due to the high voltages during erase and programming, short or open circuits to conductor tracks may occur. In such cases, the affected blocks can also be disabled and replaced without affecting the other blocks. However, the failure of a conductor track may affect not only the currently programmed page, but the entire block. Then

all written data already in this block is lost. To prevent this data loss, two different techniques that both significantly increase the complexity of the firmware can be applied:

- With **block parity**, a parity block is calculated over several blocks and stored in flash. If a block fails, it can be restored using the parity information.
- With **read verify**, after each write command to a block, the content of that block is read back and compared to a copy in the controller's RAM. This requires a lot of RAM, because for each open block <sup>2</sup> a complete copy must be kept in RAM.

Combinations from both techniques can also be used.

## 5 Conclusion

The presence of factory bad blocks in NAND flash is as much based on technology as is the occurrence of further bad blocks during the lifetime. Neither have any (negative) quality implications. However, when bad blocks occur during the lifetime, correct handling by the firmware is critical in order avoid losing new data as well as the existing stored data of those blocks.

## References

- [1] <https://www.electronicdesign.com/memory/11-myths-about-nand-flash>
- [2] [https://www.micron.com/~/media/documents/products/technical-note/nand-flash/tn2959\\_bbm\\_in\\_nand\\_flash.pdf](https://www.micron.com/~/media/documents/products/technical-note/nand-flash/tn2959_bbm_in_nand_flash.pdf)

<sup>2</sup>A block that is no longer erased and not yet completely full

## CONTACT US

<b>Headquarters</b>	<b>Swissbit AG</b> Industriestrasse 4 9552 Bronschhofen Switzerland	Tel. +41 71 913 03 03 sales@swissbit.com
<b>Germany (Berlin)</b>	<b>Swissbit Germany AG</b> Bitterfelder Strasse 22 12681 Berlin Germany	Tel. +49 30 936 954 0 sales@swissbit.com
<b>Germany (Munich)</b>	<b>Swissbit Germany AG</b> Leuchtenbergring 3 81677 Munich Germany	Tel. +49 30 936 954 400 sales@swissbit.com
<b>North and South America</b>	<b>Swissbit NA Inc.</b> 238 Littleton Road, Suite 202B Westford, MA 01886 USA	Tel. +1 978-490-3252 salesna@swissbit.com
<b>Japan</b>	<b>Swissbit Japan Co., Ltd.</b> CONCIERIA Tower West 2F 6-20-7 Nishishinjuku Shinjuku City, Tokyo 160-0023 Japan	Tel. +81 3 6258 0521 sales-japan@swissbit.com
<b>Taiwan</b>	<b>Swissbit Taiwan</b> 3F., No. 501, Sec.2, Tiding Blvd. Neihu District, Taipei City 114 Taiwan, R.O.C.	Tel. +886 912 059 197 salesasia@swissbit.com
<b>China</b>	<b>Swissbit China</b>	Tel. +886 958 922 333 salesasia@swissbit.com

**Disclaimer:**

The information in this document is subject to change without notice. Swissbit AG ("SWISSBIT") assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 2022 SWISSBIT AG